



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/780,712	02/19/2004	Felix Kao	3319-0121P	3199
2292	7590	03/22/2005		
BIRCH STEWART KOLASCH & BIRCH			EXAMINER	
PO BOX 747			WOJCIECHOWICZ, EDWARD JOSEPH	
FALLS CHURCH, VA 22040-0747			ART UNIT	PAPER NUMBER
			2815	

DATE MAILED: 03/22/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.	10/780,712	
Examiner	Art Unit	
Edward Wojciechowicz	2815	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM  
THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

1) Responsive to communication(s) filed on \_\_\_\_\_.  
2a) This action is FINAL.                    2b) This action is non-final.  
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

4) Claim(s) 1-12 is/are pending in the application.  
4a) Of the above claim(s) \_\_\_\_ is/are withdrawn from consideration.  
5) Claim(s) \_\_\_\_ is/are allowed.  
6) Claim(s) 1-12 is/are rejected.  
7) Claim(s) \_\_\_\_ is/are objected to.  
8) Claim(s) \_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

9) The specification is objected to by the Examiner.  
10) The drawing(s) filed on \_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) All    b) Some \* c) None of:  
1. Certified copies of the priority documents have been received.  
2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

1) Notice of References Cited (PTO-892)  
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.  
4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_.  
5) Notice of Informal Patent Application (PTO-152)  
6) Other: \_\_\_\_\_.

## DETAILED ACTION

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over applicants' admitted prior art, e.g. Fig. 1B, in view of Hiraoka et al (2004/0100752). The inventive structure includes a differential variable capacitor structure which includes a well region, at least three regions formed in the well connected together with a common bias, and two gates. Applicants' own prior art (Fig. 1B) teaches the basic structure of the invention including multiple regions (12) and (22) formed in a well, and connected together by wires to a common bias source.

Hiraoka also teaches such a variable capacitor structure (including that shown in Fig. 6B) where additional elements can be added to form integrated devices such as shown in Fig. 5a. Hiraoka teaches that individual capacitor elements, such as that shown in Fig. 1, can be integrated together in a single well region to provide as many individual elements as needed. This would result in a structure equivalent to that shown in applicants' Fig. 1B. See, for example, the integrated structures in Figs. 3 and 5 of Hiraoka.

Also, since Hiraoka also teaches CMOS fabrication processes, the use of polysilicon gate electrodes, which are a common feature of CMOS devices, would also be within the scope of the Hiraoka reference, as would forming the variable capacitor structure using alternate conductivity types [0036]. Finally, the admitted prior art figure shows such well known elements as grounded substrates through a doped region (23) and gates that are disposed symmetrically on both sides of the bias voltage control terminal, as seen in applicants' prior art Fig. 1B.


One would be motivated to combine the admitted prior art features with the Hiraoka device in order to provide a more efficient device integration.

Art Unit: 2815

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Edward Wojciechowicz whose telephone number is 571-272-1739. The examiner can normally be reached on Monday through Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Edward Wojciechowicz  
Primary Examiner  
Art Unit 2815

EW: ew